Formal Verification: An Essential Toolkit for Modern VLSI Design

评论