Tradeoffs and Optimization in Analog CMOS Design